XC95288-20HQ208I

XC95288-20HQ208I, In-System Programmable CPLD, QFP, -0.5 to 7.0 V, 300mA, Xilinx, Inc

Rated 5 Rating 5 | reviews | Write a review

Price:: US $32.25~32.25 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 50 :	32.25 / Piece

PartNumber:: XC95288-20HQ208I

Brand:: Xilinx, Inc - Xilinx | Pack: QFP | D/C: 05+

Availability:: Supply Ability: 1/Day Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. Lucy's store

(Hong Kong)

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-01-22

From Other Seller

Part Number:XC95288-20HQ208I
US $32.25 - 32.25
Quantity:

piece

Product Summary

The XC95288-20HQ208I is a high-performance CPLD providing advanced in-system programming and test capabilities for general purpose logic integration. The XC95288-20HQ208I is comprised of sixteen 36V18 Function Blocks, providing 6,400 usable gates with propagation delays of 10 ns. See Figure 2 for the architec-ture overview.

Parametrics

XC95288-20HQ208I absolute maximum ratings: (1)VCC, Supply voltage relative to GND: -0.5 to 7.0 V; (2)VIN, DC input voltage relative to GND: -0.5 to VCC + 0.5 V; (3)VTS, Voltage applied to 3-state output with respect to GND: -0.5 to VCC + 0.5 V; (4)TSTG, Storage temperature: -65 to +150℃; (5)TSOL, Max soldering temperature (10 s @ 1/16 in = 1.5 mm): +260℃.

Features

XC95288-20HQ208I features: (1)10 ns pin-to-pin logic delays on all pins; (2)fCNT to 95 MHz; (3)288 macrocells with 6,400 usable gates; (4)Up to 192 user I/O pins; (5)5 V in-system programmable, Endurance of 10,000 program/erase cycles; Program/erase over full commercial voltage and temperature range; (6)Enhanced pin-locking architecture; (7)Flexible 36V18 Function Block, 90 product terms drive any or all of 18 macrocells within Function Block; Global and product term clocks, output enables, set and reset signals; (8)Extensive IEEE Std 1149.1 boundary-scan (JTAG) support; (9)Programmable power reduction mode in each macrocell; (10)Slew rate control on individual outputs; (11)User programmable ground pin capability; (12)Extended pattern security features for design protection; (13)High-drive 24 mA outputs; (14)3.3 V or 5 V I/O capability; (15)Advanced CMOS 5V FastFLASH technology; (16)Supports parallel programming of more than one XC9500 concurrently; (17)Available in 352-pin BGA and 208-pin HQFP packages.